

COMPAL CONFIDENTIAL

MODEL NAME : DDP80
PCB NO : LA-F711P
BOM P/N :
GPIO MAP: Dell GPIO map EC16 062416 Compal Only

Breckenridge MLK 15 UMA

Cof fee Lake H


2018-01-11

REV : 0.5 (X02)

- @ : Nopop Component
- EMI@ : EMI Component
- @EMI@ : EMI Nopop Component
- ESD@ : ESD Component
- @ESD@ : ESD Nopop Component
- RF@ : RF Component
- @RF@ : RF Nopop Component
- XDP@ : XDP Component
- CONN@ : Connector Component
- eSPI@ : eSPI interface
- LPC@ : LPC interface
- 15U@ : Lat it ude conf i
- 15P@ : Precision conf i g
- DS3@ : Deep sleep support
- NDS3@ : non Deep sleep support

MB PCB	
Part Number	Description
DA8001D0000	PCB 26H LA-F711P REV0 MB UMA 1


Layout Dell logo



COPYRIGHT 2017
ALL RIGHT RESERVED
REV: X02
PWB: GXXF6

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		2017/01/01	
Deciphered Date		2016/01/01		2017/01/01	
Title		Compal Electronics, Inc.		Cover Sheet	
Size		Document Number		Rev	
A		LA-F711P		0.5	
Date:		Thursday, January 18, 2018		Sheet 1 of 63	

Breckenridge MLK 15 UMA non-TBT Block Diagram



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_SUS +1.2V_MEM +1.0V_VCCST +2.5V_MEM	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.2V_RUN +VCC_CORE +VCC_GT +1.0VS_VCCIO +VCC_SA +1.8V_RUN
S0	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	IT-158	0.50
			Add Plating		0.95
1	Top		Copper foil	0.5oz	0.65
		3.7	Prepreg	1080	2.60
2	GND1		Copper foil	1oz	1.35
		3.7	Core	4mil	4.00
3	Sig 1		Copper foil	1oz	1.35
		3.6	Prepreg	2116HRCx2	5.90
4	GND1/PWR		Copper foil	1oz	1.35
		3.7	Core	4mil	4.00
5	Sig2		Copper foil	1oz	1.35
		3.6	Prepreg	2116HRCx2	5.20
6	Sig3		Copper foil	1oz	1.35
		3.6	Core	4mil	4.00
7	GND2		Copper foil	1oz	1.35
		3.7	Prepreg	1080	2.60
8	Bottom		Copper foil	0.5oz	0.65
			Add Plating		0.95
			SolderMask		0.50
Overall Thickness (1.2mm ± 10%)				47.2	46.60000 1.18364

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 #1	USB3.1 #3	USB3.1 #4	USB3.1 #5	USB3.1 #6	USB3.1 #7	USB3.1 #8	USB3.1 #9	USB3.1 #10	PCIe #4	PCIe #5	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	SATA 0a	SATA 1a	SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	PCIe #18	PCIe #19	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
Intel® RST Support							No Support	No Support						Yes	No Support	Yes							Yes		Yes					

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB1-->Right
USB3.0-2	SSIC-1			JNGFF2-->M2 3042(LTE)
USB3.0-3	SSIC-2			JUSB2-->LEFT
USB3.0-4				JUSB3-->REAR
USB3.0-5				JUSBC1-->TypeC
USB3.0-6				NA
USB3.0-7		PCIE-1		NA
USB3.0-8		PCIE-2		
USB3.0-9		PCIE-3		
USB3.0-10		PCIE-4		
		PCIE-5		LOM
		PCIE-6		Card Reader
		PCIE-7		JNGFF1-->M.2 2230(WLAN)
		PCIE-8		NA
		PCIE-9		M.2 Socket 3 (Key M) M.2 2280 SSD (PCIex4 or SATA)
		PCIE-10	SATA-0A	
		PCIE-11	SATA-1A	
		PCIE-12	SATA-1A	
		PCIE-13	SATA-0B	NA
		PCIE-14	SATA-1B	NA
		PCIE-15	SATA-2	JSATA1-->HDD SATA
		PCIE-16	SATA-3	NA
		PCIE-17	SATA-4	M.2 3042 (HCA or QCA LTE) SSD Cache
		PCIE-18	SATA-5	M.2 3042 (HCA or QCA LTE) SSD Cache
		PCIE-19		NA
		PCIE-20		NA

USB PORT#	DESTINATION
1	JUSB1-->Right
2	JUSB2 ->Lef t
3	JUSB3-->Rear
4	Type C
5	NA
6	test point
7	NA
8	JNGFF2-->M2 3042(WWAN)
9	JEDP1-->Touch Screen
10	JUSH1-->USH
11	JEDP1-->Camera
12	NA
13	NA
14	JNGFF1--> M.2 2230(CNVi_BT)

USH	H	BIO
-----	---	-----

VIDEO	DESTINATION
eDP	LCD
DDI-B	JHDMI1
DDI-C	Type-C
DDI-D	MB VGA

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




Port Assignment

Title	LA-F711P			Rev	0.5
Size A	Document Number	LA-F711P		Date:	Friday, January 26, 2018
Sheet	3	of	63		


Security Classification	Compal Secret Data			
Issued Date	2016/01/01	Deciphered Date	2017/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				


SMBUS Address [0x9a]











Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY		
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title		
				Compal Electronics, Inc.		
				CFL-H (1/8)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				A	LA-F711P	0.5
				Date:	Thursday, January 18, 2018	Sheet









Security Classification				Compal Secret Data				DELL CONFIDENTIAL/PROPRIETARY			
Issued Date				2016/01/01		Deciphered Date		2017/01/01		Title	
										Compal Electronics, Inc.	
										CFL-H (4/8)	
										Size A	
										Document Number	
										LA-F711P	
										Rev	
										0.5	
										Date: Thursday, January 18, 2018	
										Sheet 9 of 63	




+VCCPLL_OC source



+1.0V_VCCSTG source




+1.0V_VCCST source




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title	CFL-H (6/8)	
Size	Document Number	Rev
B	LA-F711P	0.5
Date:	Thursday, January 18, 2016	Sheet 11 of 63





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title
CFL-H (8/8)


Size Document Number Rev
A LA-F711P 0.5

Date: Thursday, January 18, 2018 Sheet 13 of 63


Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

 DDR_A_DQS#(0..7)
 DDR_A_DQS(0..7)
 DDR_A_DQ(15)
 DDR_A_DQ(16..31)
 DDR_A_DQ(32..47)
 DDR_A_DQ(48..63)
 DDR_A_MA(0..16)

Layout Note:
Place near JDIMM1






Layout Note:
Place near JDIMM1.258



DIMM Select

	SA0	SA1	SA2
* DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0

Byte[0]	DQ[7:0]	DQS/DQS#[0]
Byte[1]	DQ[15:8]	DQS/DQS#[1]
Byte[2]	DQ[23:16]	DQS/DQS#[2]
* Byte[3]	DQ[31:24]	DQS/DQS#[3]
* Byte[4]	DQ[39:32]	DQS/DQS#[4]
* Byte[5]	DQ[47:40]	DQS/DQS#[5]
* Byte[6]	DQ[55:48]	DQS/DQS#[6]
Byte[7]	DQ[63:56]	DQS/DQS#[7]



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

DDR4-SODIMM SLOT1


Security Classification	Compal Secret Data	2017/01/01
Issued Date	2016/01/01	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Rev	05	
Date:	Thursday, January 16, 2016	Sheet 14 of 63

 DDR_B_DQS#0..7
 DDR_B_DQS#0..7
 DDR_B_DQ#0..15
 DDR_B_DQ#16..31
 DDR_B_DQ#32..47
 DDR_B_DQ#48..63
 DDR_B_MA#0..16

Layout Note:
Place near J1MM2




Layout Note:
Place near J1MM2-258



DIMM Select


	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0



Byte[0]	DQ[7:0]	DQS/DQS#[0]
Byte[1]	DQ[15:8]	DQS/DQS#[1]
Byte[2]	DQ[23:16]	DQS/DQS#[2]
Byte[3]	DQ[31:24]	DQS/DQS#[3]
Byte[4]	DQ[39:32]	DQS/DQS#[4]
Byte[5]	DQ[47:40]	DQS/DQS#[5]
Byte[6]	DQ[55:48]	DQS/DQS#[6]
Byte[7]	DQ[63:56]	DQS/DQS#[7]

<7,14,20,41> DDR_XDP_WAN_SMBCLK <> +3.3V_RUN_DIMM2 <> DDR_XDP_WAN_SMBDAT <7,14,20,41>

+2.6V_MEM



J1MM2_EVENTS# 1 2 1K_0402_5%

H_THERMTRIP# <7,14,16,38>

DDR_DRAMRST# <14>

DDR_B_CKE#

DDR_B_ACT#

DDR_B_MA#11

DDR_B_MA#7

DDR_B_MA#5

DDR_B_MA#4

DDR_B_MA#2

DDR_B_MA#1

DDR_B_MA#0

DDR_B_MA#16

DDR_B_MA#15

DDR_B_MA#14

DDR_B_MA#13

DDR_B_MA#12

DDR_B_MA#11

DDR_B_MA#10

DDR_B_MA#9

DDR_B_MA#8

DDR_B_MA#7

DDR_B_MA#6

DDR_B_MA#5

DDR_B_MA#4

DDR_B_MA#3

DDR_B_MA#2

DDR_B_MA#1

DDR_B_MA#0

DDR_B_MA#16

DDR_B_MA#15

DDR_B_MA#14

DDR_B_MA#13

DDR_B_MA#12

DDR_B_MA#11

DDR_B_MA#10

DDR_B_MA#9

DDR_B_MA#8

DDR_B_MA#7

DDR_B_MA#6

DDR_B_MA#5

DDR_B_MA#4

DDR_B_MA#3

DDR_B_MA#2

DDR_B_MA#1

DDR_B_MA#0

DDR_B_MA#16

DDR_B_MA#15

DDR_B_MA#14

DDR_B_MA#13

DDR_B_MA#12

DDR_B_MA#11

DDR_B_MA#10

DDR_B_MA#9

DDR_B_MA#8

DDR_B_MA#7

DDR_B_MA#6

DDR_B_MA#5

DDR_B_MA#4

DDR_B_MA#3

DDR_B_MA#2

DDR_B_MA#1





DDR_B_MA#0


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




DDR4-SODIMM SLOT2

Security Classification	Compal Secret Data	Deciphered Date	2017/01/01
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Rev	05		
Date:	Thursday, January 16, 2016	Sheet	16 of 63











Security Classification	Compal Secret Data			DELETE CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc. CanonLake PCH-H (2/9)	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION THAT IS NOT TO BE RELEASED OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title LA-711P	Rev 0.5
THIS INFORMATION IS NOT TO BE RELEASED OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Friday January 29, 2018	Sheet 17 of 63



Note that the pull down resistor on SPI0_IO3 is only needed for SKL U/Y platform with ES and SKL S/H platform with pre-ES1/ES1 samples.





	ESPI	LPC
RH351	33 ohm	15 ohm
RPC1	33 ohm	15 ohm
RH178, RH179, RH181 RH182, RH183, RH184	0 ohm	25 ohm






Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			


Title		CannonLake PCH-H (4/9)	
Size	Document Number	Rev	
B	LA-F711P	0.5	
Date:	Thursday, January 18, 2018	Sheet	19 of 63



















Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2016/01/01		2017/01/01		Title	
				HDMI CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-F711P		0.5	
Date:		Thursday, January 18, 2018		Sheet	
				26 of 63	


For TBT SW2_DP2
For non-TBT SW1_DP2

For Realtek Solution





Operation Mode Table



		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	EEPROM



For Non-AR config




DIV = R2/(R1+R2)		Factory Configuration	Description
DIV_min	DIV_max		
0.00	0.08	0	UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9 -3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.10	0.18	1	UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9 -3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.20	0.28	2	UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.30	0.38	3	UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.40	0.48	4	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported Accepts data and power role swaps, but does not initiate.
0.50	0.58	5	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported Accepts power role swaps but will not initiate. Accepts data role swaps to UFP and can initiate.
0.60	0.68	6	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported Accepts power role swaps but will not initiate. Accepts data role swaps to UFP and can initiate.
0.70	1.00	7	Infinite host retry from Flash to Host IF cycles.



Route in pass through manner so AUX can be snooped by 546

change TPS65982DB -> DC



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

[Type C]PD Power

Document Number	LA 5711B
-----------------	----------





LA-F711P

Thursday, January 18, 2018




Rev
0

Sheet 30 of 63

CT630-633 use SD043000080 (0 ohm) for CSLP3 build




change typeC ESD part from SC40000AR00 to SC40000DF00




Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Deciphered Date	
		2017/01/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DELL CONFIDENTIAL/PROPRIETARY	
Title				Compal Electronics, Inc.	
Document Number				USB 3.0 CONN TYPE C	
LA-F711P					
Date				Thursday, January 18, 2016	
Sheet				31 of 63	

For PCIE Interface




HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
High	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
Low	Low	High	Write Protect(FW LOCK)




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Card Reader

Security Classification	Compal Secret Data
Issued Date	Deciphered Date
2016/01/01	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	

File	Document Number	Rev
LA-F711P	LA-F711P	0.5
Date:	Thursday, January 18, 2016	Sheet 34 of 63

[illegible]

T-SOL_5-991503004000-6 LINK DONE



NGFF slot E Key E

Pin 1: +3.3V_ALW

Pin 2: +3.3V_WLAN

Pin 3: USB0_P14_R

Pin 4: USB0_N15_R

Pin 5: USB_D+

Pin 6: USB_D-

Pin 7: USB_D

Pin 8: SIOIO_CLK

Pin 9: SIOIO_CMD

Pin 10: SIOIO_DAT0

Pin 11: SIOIO_DAT1

Pin 12: SIOIO_DAT2

Pin 13: SIOIO_DAT3

Pin 14: SIOIO_WAKE

Pin 15: SIOIO_RST

Pin 16: CNV_PRX_DTX_N1

Pin 17: CNV_PRX_DTX_P1

Pin 18: CNV_PRX_DTX_N0

Pin 19: CNV_PRX_DTX_P0

Pin 20: CNV_PRX_DTX_N1

Pin 21: CNV_PRX_DTX_P1

Pin 22: CNV_PRX_DTX_N0

Pin 23: CNV_PRX_DTX_P0

Pin 24: CLK_CNV_PRX_DTX_N

Pin 25: CLK_CNV_PRX_DTX_P

Pin 26: CLK_CNV_PRX_DTX_N

Pin 27: CLK_CNV_PRX_DTX_P

Pin 28: CLK_CNV_PRX_DTX_N

Pin 29: CLK_CNV_PRX_DTX_P

Pin 30: CLK_CNV_PRX_DTX_N

Pin 31: CLK_CNV_PRX_DTX_P

Pin 32: CLK_CNV_PRX_DTX_N

Pin 33: CLK_CNV_PRX_DTX_P

Pin 34: CLK_CNV_PRX_DTX_N

Pin 35: CLK_CNV_PRX_DTX_P

Pin 36: CLK_CNV_PRX_DTX_N

Pin 37: CLK_CNV_PRX_DTX_P

Pin 38: CLK_CNV_PRX_DTX_N

Pin 39: CLK_CNV_PRX_DTX_P

Pin 40: CLK_CNV_PRX_DTX_N

Pin 41: CLK_CNV_PRX_DTX_P

Pin 42: CLK_CNV_PRX_DTX_N

Pin 43: CLK_CNV_PRX_DTX_P

Pin 44: CLK_CNV_PRX_DTX_N

Pin 45: CLK_CNV_PRX_DTX_P

Pin 46: CLK_CNV_PRX_DTX_N

Pin 47: CLK_CNV_PRX_DTX_P

Pin 48: CLK_CNV_PRX_DTX_N

Pin 49: CLK_CNV_PRX_DTX_P

Pin 50: CLK_CNV_PRX_DTX_N

Pin 51: CLK_CNV_PRX_DTX_P

Pin 52: CLK_CNV_PRX_DTX_N

Pin 53: CLK_CNV_PRX_DTX_P

Pin 54: CLK_CNV_PRX_DTX_N

Pin 55: CLK_CNV_PRX_DTX_P

Pin 56: CLK_CNV_PRX_DTX_N

Pin 57: CLK_CNV_PRX_DTX_P

Pin 58: CLK_CNV_PRX_DTX_N

Pin 59: CLK_CNV_PRX_DTX_P

Pin 60: CLK_CNV_PRX_DTX_N

Pin 61: CLK_CNV_PRX_DTX_P

Pin 62: CLK_CNV_PRX_DTX_N

Pin 63: CLK_CNV_PRX_DTX_P

Pin 64: CLK_CNV_PRX_DTX_N

Pin 65: CLK_CNV_PRX_DTX_P

Pin 66: CLK_CNV_PRX_DTX_N

Pin 67: CLK_CNV_PRX_DTX_P

Pin 68: CLK_CNV_PRX_DTX_N

Pin 69: CLK_CNV_PRX_DTX_P

Pin 70: CLK_CNV_PRX_DTX_N

Pin 71: CLK_CNV_PRX_DTX_P

Pin 72: CLK_CNV_PRX_DTX_N

Pin 73: CLK_CNV_PRX_DTX_P

Pin 74: CLK_CNV_PRX_DTX_N

Pin 75: CLK_CNV_PRX_DTX_P

Pin 76: CLK_CNV_PRX_DTX_N

Pin 77: CLK_CNV_PRX_DTX_P

Pin 78: CLK_CNV_PRX_DTX_N

Pin 79: CLK_CNV_PRX_DTX_P

Pin 80: CLK_CNV_PRX_DTX_N

Pin 81: CLK_CNV_PRX_DTX_P

Pin 82: CLK_CNV_PRX_DTX_N

Pin 83: CLK_CNV_PRX_DTX_P

Pin 84: CLK_CNV_PRX_DTX_N

Pin 85: CLK_CNV_PRX_DTX_P

Pin 86: CLK_CNV_PRX_DTX_N

Pin 87: CLK_CNV_PRX_DTX_P

Pin 88: CLK_CNV_PRX_DTX_N

Pin 89: CLK_CNV_PRX_DTX_P

Pin 90: CLK_CNV_PRX_DTX_N

Pin 91: CLK_CNV_PRX_DTX_P

Pin 92: CLK_CNV_PRX_DTX_N

Pin 93: CLK_CNV_PRX_DTX_P

Pin 94: CLK_CNV_PRX_DTX_N

Pin 95: CLK_CNV_PRX_DTX_P

Pin 96: CLK_CNV_PRX_DTX_N

Pin 97: CLK_CNV_PRX_DTX_P

Pin 98: CLK_CNV_PRX_DTX_N

Pin 99: CLK_CNV_PRX_DTX_P

Pin 100: CLK_CNV_PRX_DTX_N

Pin 101: CLK_CNV_PRX_DTX_P

Pin 102: CLK_CNV_PRX_DTX_N

Pin 103: CLK_CNV_PRX_DTX_P

Pin 104: CLK_CNV_PRX_DTX_N

Pin 105: CLK_CNV_PRX_DTX_P

Pin 106: CLK_CNV_PRX_DTX_N

Pin 107: CLK_CNV_PRX_DTX_P

Pin 108: CLK_CNV_PRX_DTX_N

Pin 109: CLK_CNV_PRX_DTX_P

Pin 110: CLK_CNV_PRX_DTX_N

Pin 111: CLK_CNV_PRX_DTX_P

Pin 112: CLK_CNV_PRX_DTX_N

Pin 113: CLK_CNV_PRX_DTX_P

Pin 114: CLK_CNV_PRX_DTX_N

Pin 115: CLK_CNV_PRX_DTX_P

Pin 116: CLK_CNV_PRX_DTX_N

Pin 117: CLK_CNV_PRX_DTX_P

Pin 118: CLK_CNV_PRX_DTX_N

Pin 119: CLK_CNV_PRX_DTX_P

Pin 120: CLK_CNV_PRX_DTX_N

Pin 121: CLK_CNV_PRX_DTX_P

Pin 122: CLK_CNV_PRX_DTX_N

Pin 123: CLK_CNV_PRX_DTX_P

Pin 124: CLK_CNV_PRX_DTX_N

Pin 125: CLK_CNV_PRX_DTX_P

Pin 126: CLK_CNV_PRX_DTX_N

Pin 127: CLK_CNV_PRX_DTX_P

Pin 128: CLK_CNV_PRX_DTX_N

Pin 129: CLK_CNV_PRX_DTX_P

Pin 130: CLK_CNV_PRX_DTX_N

Pin 131: CLK_CNV_PRX_DTX_P

Pin 132: CLK_CNV_PRX_DTX_N

Pin 133: CLK_CNV_PRX_DTX_P

Pin 134: CLK_CNV_PRX_DTX_N

Pin 135: CLK_CNV_PRX_DTX_P

Pin 136: CLK_CNV_PRX_DTX_N

Pin 137: CLK_CNV_PRX_DTX_P

Pin 138: CLK_CNV_PRX_DTX_N

Pin 139: CLK_CNV_PRX_DTX_P

Pin 140: CLK_CNV_PRX_DTX_N

Pin 141: CLK_CNV_PRX_DTX_P

Pin 142: CLK_CNV_PRX_DTX_N

Pin 143: CLK_CNV_PRX_DTX_P

Pin 144: CLK_CNV_PRX_DTX_N

Pin 145: CLK_CNV_PRX_DTX_P

Pin 146: CLK_CNV_PRX_DTX_N

Pin 147: CLK_CNV_PRX_DTX_P

Pin 148: CLK_CNV_PRX_DTX_N

Pin 149: CLK_CNV_PRX_DTX_P

Pin 150: CLK_CNV_PRX_DTX_N

Pin 151: CLK_CNV_PRX_DTX_P

Pin 152: CLK_CNV_PRX_DTX_N

Pin 153: CLK_CNV_PRX_DTX_P

Pin 154: CLK_CNV_PRX_DTX_N

Pin 155: CLK_CNV_PRX_DTX_P

Pin 156: CLK_CNV_PRX_DTX_N

Pin 157: CLK_CNV_PRX_DTX_P

Pin 158: CLK_CNV_PRX_DTX_N

Pin 159: CLK_CNV_PRX_DTX_P

Pin 160: CLK_CNV_PRX_DTX_N

Pin 161: CLK_CNV_PRX_DTX_P

Pin 162: CLK_CNV_PRX_DTX_N

Pin 163: CLK_CNV_PRX_DTX_P

Pin 164: CLK_CNV_PRX_DTX_N

Pin 165: CLK_CNV_PRX_DTX_P

Pin 166: CLK_CNV_PRX_DTX_N

Pin 167: CLK_CNV_PRX_DTX_P

Pin 168: CLK_CNV_PRX_DTX_N

Pin 169: CLK_CNV_PRX_DTX_P


Pin 170: CLK_CNV_PRX_DTX_N

Pin 171: CLK_CNV_PRX_DTX_P

Pin 172: CLK_CNV_PRX_DTX_N







Pin 173: CLK_CNV_PRX_DTX_P

Pin 174






Security Classification		Compal Secret Data		DELETE CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	NGFF Card LA-771P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION ON THE INFORMATION IF CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number LA-771P	Rev 0.5
Date	Drawing Date: January 18, 2016		Issue# 36 of 63		

40 mils trace keep 20 mil spacing










Security Classification				Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Deciphered Date		2017/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title Compal Electronics, Inc. Codex ALC3246		Size LA 1111	
Date				Issued		Rev	
2016/01/01				2016/01/01		0.0	






For NUVOTON TPM




place CZ51, CZ52 as close as UZ12.1




2018/01/04: change to MP sample : SA0000AQ220


need to link SA0000AQ200





	Pop	Depop	Comment
NPCT65x	RZ89, RZ366, RZ62, RZ363	RZ365, RZ367, RZ112	VDD - V_RUN Power VHIO - V_SPI Power
NPCT75x	RZ89, RZ365, RZ112	RZ367, RZ366, RZ62, RZ363	Option1 (recommended) VDD and VHIO - V_RUN power
NPCT75x	RZ367, RZ366	RZ89, RZ365, RZ62	Option2 (for Z1 sample [early sample]) VDD and VHIO - V_SPI power



For ESD solution



Close to JUSH1




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

USH & TPM


Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title			
USH & TPM			
Size	Document Number		Rev
Custom	LA-F711P		0.5
Date:	Thursday, January 18, 2018	Sheet	39 of 63




2280 SSD

NGFF slot C Key M







	pin 3	pin 6	pin 13	pin 16	pin 18
Pericom	TDet_B#	NC	TDet_A#	NC	TDeT_EN
TI	GND	DEW2	GND	DEW1	GND
Parade	GND	REXT	B_EQ2	DEW	A_EQ2

SATA Repeater










			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 1	3dB 6dB 9dB	3dB 6dB 9dB	0 1	0dB -1.5dB -1.5dB	0dB -1.5dB -1.5dB
2nd	TI	0 1	7dB 0dB 14dB	7dB 0dB 14dB	0 1	0dB -4dB -2dB	0dB -4dB -2dB
3rd	Parade	EQ2 EQ1 (M = VDD/2) 0 M 0 0 0 1 0 M M 0 M 1 1 M 1 0 1 1	2.4dB 7.4dB 14.4dB 12.2dB 9.4dB 13.3dB 6.2dB 11.2dB 5dB	2.4dB 7.4dB 14.4dB 12.2dB 9.4dB 13.3dB 6.2dB 11.2dB 5dB	0 1	0dB -3.5dB -6dB	0dB -3.5dB -6dB

* red color is current setting




Security Classification	Compal Secret Data			DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	HDD CONN
Size	Document Number	Rev	05		
Date:	Thursday, January 18, 2016	Sheet	41	of	63

For PWR SW + Charger combine IC





Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2016/01/01		2017/01/01		USB SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
LA-F711P		0.5		Date: Thursday, January 18, 2018	
Sheet		42 of 63			

For Breckenridge 14&15/Steamboat 14




DFB request:
main SM070003Z00 (INPAQ_MCM1012B900F06BP_4P)
Footprint use 2nd source SM070004400 (PANAS_EXC24CQ900U_4P)
Pitch change from 0.5mm to 0.55mm





Security Classification		Compal Secret Data		DECLASSIFIED/CONFIDENTIAL Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	JUSB2&JUSB3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-F711P	Document Number Rev 0.5
Date:		Thursday, January 18, 2016		Sheet	43 of 63


Touch Pad



Plan is for I2C to be driven by the EC for Win7 and Pre-OS (will utilize Intel I2C drivers for Win7)
For Win8.1 and 10 the EC will control TP over I2C Pre-OS and then the PCH will drive I2C when in Windows
Route PS2 from EC to the touch pad also for contingency plan if I2C has issues




Keyboard



Place close to JKBTP1


RSMRST circuit




Security Classification				Compal Secret Data				DELL CONFIDENTIAL/PROPRIETARY			
Issued Date				Deciphered Date				Compal Electronics, Inc.			
2016/01/01				2017/01/01				Keyboard			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
LA-F711P				0.5				Date:			
Thursday, January 18, 2018				Sheet				44 of 63			

HDD LED MUX

means EC can switch battery white led and HDD LED by hot key ~ Fn+H





Battery LED




Breath LED


LED PIN change to SC5000FL00 from SC5000BA00



POWER & INSTANT ON SWITCH



LED board CONN




Fiducial Mark



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not mask LEDs (Lid Opened)	1	1



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PAD, LED


Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
	2017/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Docu	Number	Rev
LA-F711P	05	
Date:	Thursday, January 18, 2016	Sheet 45 of 53



+3.3V_WWAN/+3.3V_LAN source



+1.8V_RUN source





+3.3V_ALW_PCH/+3.3V_RUN source



Reserve for S3 no power issue (+5V_RUN discharge circuit)


+5V_RUN/+3.3V_WLAN source




Security Classification				Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date				2016/01/01	Deciphered Date	2017/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev	
Date:				Thursday, January 18, 2018		Sheet 46 of 63	


Compal Electronics, Inc.
Power control
LA-F711P
0.5

Timing Diagram for S5 to S0 mode












For TypeC-SW PS8802





TSM0B224J4702RE
7.2329K@105C
R15/0.9m
R47/6.2m

Cout:
IA=330uF * 3, DY*18
22uF * 24, DY*8
10uF * 21
1uF * 24, DY*24
GT=470uF * 2
22uF * 13, DY*6
10uF * 10, DY*5
1uF * 12
SA=22uF * 15
10uF * 7

CFL-H62 (45W)
IA: TDC=80A, Icc Max=128A, loadline=1.8mohm
GT: TDC=25A, Icc Max=32A, loadline=2.7mohm
SA: TDC=10A, Icc Max=11.1A, loadline=10.3mohm


CFL-H42 (45W)
IA: 86A, loadline=1.8mohm

OCF
IA: 166A
GT: 42A
SA: 18.6A
OVP
DAC+370mV


DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		Rev 0.5	
NCP81215		LA-F711P	
Size	Document Number	Sheet	55 of 63
Date: Thursday, January 18, 2018			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/01/01	Deciphered Date	2018/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC CORE Phase3&4	
Size	Document	Number	Rev	LA-F711P	
Date:		Thursday, January 18, 2018		Sheet	57 of 63




VCC_CORE Place on CPU
Back Side.
22U_0603 * 13 pcs + 10U_0402*21 pcs + 1U_0201*24 pcs
Primary Side.
22U_0603 * 11 pcs+330u_D2*3 pcs




Cout:
IA=330uF * 3, DY*1
22uF * 24, DY*8
10uF * 21
1uF * 24, DY*24
GT=470uF * 2
22uF * 13, DY*6
10uF * 10, DY*5
1uF * 12
SA=22uF * 15
10uF * 7

VCC_GT Place on CPU
Back Side.
22U_0603 * 6 pcs +10U_0402*10 pcs +1U_0201*12 pcs
Primary Side.
22U_0603 * 7 pcs +470u_D2*2 pcs



+VCC_SA


Reduce SA acoustic




VCC_SA Place on CPU
Back Side.
22U_0603 * 10 pcs + 10U_0402*7 pcs
Primary Side.
22U_0603 * 5pcs


+VCC_CORE

+VCC_CORE Place on CPU
1U_0201*24 pcs (placeholder)







+1.0VALWP




+PWR_SRC




VIN_1VS_VCCIO




+1VALWP_B+




+3.3V_ALWP




3V_VIN




5V_VIN




+1.2V_DDRP



VCC_SA_B+



CPU_B+



Security Classification		Compal Secret Data		Title		
Issued Date		2017/01/01	Deciphered Date		2018/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc.		
				RF CAP		
				Size	Document Number	Rev
				LA-F711P		0.5
				Date:	Thursday, January 18, 2018	

Version Change List (P. I. R. List)

Item	Date	Reason for change	Description	Phase
1	2017/11/17	Follow Intel design Fine tune PSYS setting to 225W Fine tune PCH sequence	Unpop PC1052 Unpop PR948, change PR1755 to 11.8K ohm Change PR312 to 15K ohm	X02
2	2017/11/17	Update CPU VR circuit to support H42 CPU	Change PC1705 to 2.2nF, PC1726 to 68pF, PR1749 to 76.8K, PR1730 to 2.05K, PR1727 to 1.78K, Change PC1724 to 68pF for H62 Unpop PR1752, PR1766, PC1737, PC1910, PC1911, PC1912, PC1913, PC1916, PC1917, PC1918, PC1919, PC1922, PC2032, PL1901, PR1904, PR1905, PR1906, PR1907, PU1901 Pop PR2007 1K ohm	X02
3	2017/12/08	For RF requirement	Add PC2053, PC2054, PC2055	X02
4	2018/01/04	Reserve for power on sequence modified	Add PR2010 0ohm, Reserve PR2011, PR2012, modify 1.8V_PRIM_PWRGD to 1.8V_1.0V_PWRGD	X02
5	2018/01/08	Change 0ohm to Short PAD Change JUMP to NPM footprint	Change PR26, PR29, PR21, PR22, PR23, PR20, PR19, PR25, PR960, PR920, PR922, PR926, PR928, PR951, PR947, PR935, PR936, PR929, PR939, PR941, PR942, PR946, PR949, PR104, PR105, PR119, PR120, PR114, PR208, PR210, PR504, PR511, PR513, PR314, PR315, PR402, PR414, PR1708, PR1710, PR1723, PR1726, PR1767, PR1768, PR1728, PR1735, PR1724, PR1717, PR1238, PR1250, PR1211, PR1215, PR1216, PR1220, PR1218, PR1223, PR1242, PR1257, PR1244, PR1241, PR1245 to short PAD Change PJP901 to JUMP_43X118-NPM	X02

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/01/01	Deciphered Date	2018/01/01	PWR P.L.R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET NOR THE INFORMATION THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	Date Disclosed / Version
			Customer	LA-771P
			Created	Thy, Jeyapriya H., 2016
			Revised	02 of 03
			Rev	0.5

Version Change List (P. I. R. List)							
Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rcv.
1	all	HW	2017/08/22	COMPAL	To avoid in-rush current caused voltage drop	1. Add soft start solution(only reserved) on QV8,QE1 (add C6163, C61300, R21381,RV430) 2. Add soft start solution(only reserved) on QE15,QH7 (add C6140,R6565) 3. reserve RP9, CV1438	0.2(X01)
2	4	HW	2017/08/22	COMPAL	do NOT to use FBG reserved for UHA	depop RC124	0.2 (X01)
3	37	HW	2017/08/22	COMPAL	board ID	Change RET9 to 130kOhm (rev. X01) 1. remove D110 2. add R2181, C6118, R6118 3. Add R6221, R6222, R6223, R6224 for PCH CNV_DET connect to RC GP10054 4. depop R6562, R6130, R2130 5. add R21 short to GND for chgfl1.1 6. add R6100, R6101 for CNV_DET RC ROM option	0.2 (X01)
4	35	HW	2017/08/22	COMPAL	modify C6ERQ_CNV & detect pin circuit		0.2 (X01)
5	21	HW	2017/08/22	COMPAL	TPM Pin connectivity requirement	Add R2160,R2161(reserved) ROM options.	0.2 (X01)
6	11	HW	2017/08/22	COMPAL	External Power Data control for C10.	Add U241,C2544,R2542,R2543, R6619, R6620 for	0.2 (X01)
7	35	HW	2017/08/22	COMPAL	Intel PDG rev. 1.0 updated	Add R21381-R21384 for CNV1 REP & DT	0.2 (X01)
8	37	HW	2017/08/22	COMPAL	GPIO map for RC	Add R6625, R6564 for HDD_RN ROM option	0.2 (X01)
9	41	HW	2017/08/22	COMPAL	DELL sch. review	depop R65	0.2 (X01)
10	37	HW	2017/08/22	COMPAL	To avoid USB_POWERSHARE spike before RC stable when power up.(follow ME)	reserve R6702 for USB_POWERSHARE_VBUS_EN	0.2 (X01)
11	27	HW	2017/08/22	COMPAL	VGA EA request	1. LV115, LV02 change to RV1650, RV1651(100 ohm) 2. CV132, CV133 change to 1P 3. CH13, CH14 change to 1P 2. CH28, CH29 change to 12p (CH28 keep loop for 15HD) 3. CV606, CV607 change to 18p 4. RV619 change to 1K	0.2 (X01)
12	all	HW	2017/08/22	COMPAL	Xial EA request	1. pop CM5, CV11, CM42, CM43, CM44, CM46, CM47, CM48, 2. add C19 3. change R285 to L82	0.2 (X01)
13	all	HW	2017/08/22	COMPAL	RF request		0.2 (X01)
14	all	HW	2017/09/20	COMPAL	touch screen soft start reserve	reserve RP9, CV1638	0.2 (X01)
15	all	HW	2017/09/20	COMPAL	audio EA request	depop C6166	0.2 (X01)
16	typeC SW	HW	2017/09/20	COMPAL	typeC EA request	1. depop RT136, RT142, RT144 2. pop RT307 depop RE137	0.2 (X01)
17	RC	HW	2017/09/20	COMPAL	vendor request	depop RE137	0.2 (X01)
18	all	HW	2017/12/13	COMPAL	battery life request	RV625, RV630 change from 4.7u to 47u	0.3 (X01)
19	CP0A/PCN	HW	2017/12/13	COMPAL	Intel guideline update	1. LV115, LV02, LV03, LV04, LV05, LV06, LV07, LV08, LV09, LV10, LV11, LV12, LV13, LV14, LV15, LV16, LV17, LV18, LV19, LV20, LV21, LV22, LV23, LV24, LV25, LV26, LV27, LV28, LV29, LV30, LV31, LV32, LV33, LV34, LV35, LV36, LV37, LV38, LV39, LV40, LV41, LV42, LV43, LV44, LV45, LV46, LV47, LV48, LV49, LV50, LV51, LV52, LV53, LV54, LV55, LV56, LV57, LV58, LV59, LV60, LV61, LV62, LV63, LV64, LV65, LV66, LV67, LV68, LV69, LV70, LV71, LV72, LV73, LV74, LV75, LV76, LV77, LV78, LV79, LV80, LV81, LV82, LV83, LV84, LV85, LV86, LV87, LV88, LV89, LV90, LV91, LV92, LV93, LV94, LV95, LV96, LV97, LV98, LV99, LV100, LV101, LV102, LV103, LV104, LV105, LV106, LV107, LV108, LV109, LV110, LV111, LV112, LV113, LV114, LV115, LV116, LV117, LV118, LV119, LV120, LV121, LV122, LV123, LV124, LV125, LV126, LV127, LV128, LV129, LV130, LV131, LV132, LV133, LV134, LV135, LV136, LV137, LV138, LV139, LV140, LV141, LV142, LV143, LV144, LV145, LV146, LV147, LV148, LV149, LV150, LV151, LV152, LV153, LV154, LV155, LV156, LV157, LV158, LV159, LV160, LV161, LV162, LV163, LV164, LV165, LV166, LV167, LV168, LV169, LV170, LV171, LV172, LV173, LV174, LV175, LV176, LV177, LV178, LV179, LV180, LV181, LV182, LV183, LV184, LV185, LV186, LV187, LV188, LV189, LV190, LV191, LV192, LV193, LV194, LV195, LV196, LV197, LV198, LV199, LV200, LV201, LV202, LV203, LV204, LV205, LV206, LV207, LV208, LV209, LV210, LV211, LV212, LV213, LV214, LV215, LV216, LV217, LV218, LV219, LV220, LV221, LV222, LV223, LV224, LV225, LV226, LV227, LV228, LV229, LV230, LV231, LV232, LV233, LV234, LV235, LV236, LV237, LV238, LV239, LV240, LV241, LV242, LV243, LV244, LV245, LV246, LV247, LV248, LV249, LV250, LV251, LV252, LV253, LV254, LV255, LV256, LV257, LV258, LV259, LV260, LV261, LV262, LV263, LV264, LV265, LV266, LV267, LV268, LV269, LV270, LV271, LV272, LV273, LV274, LV275, LV276, LV277, LV278, LV279, LV280, LV281, LV282, LV283, LV284, LV285, LV286, LV287, LV288, LV289, LV290, LV291, LV292, LV293, LV294, LV295, LV296, LV297, LV298, LV299, LV300, LV301, LV302, LV303, LV304, LV305, LV306, LV307, LV308, LV309, LV310, LV311, LV312, LV313, LV314, LV315, LV316, LV317, LV318, LV319, LV320, LV321, LV322, LV323, LV324, LV325, LV326, LV327, LV328, LV329, LV330, LV331, LV332, LV333, LV334, LV335, LV336, LV337, LV338, LV339, LV340, LV341, LV342, LV343, LV344, LV345, LV346, LV347, LV348, LV349, LV350, LV351, LV352, LV353, LV354, LV355, LV356, LV357, LV358, LV359, LV360, LV361, LV362, LV363, LV364, LV365, LV366, LV367, LV368, LV369, LV370, LV371, LV372, LV373, LV374, LV375, LV376, LV377, LV378,	